Managing design data - consider the whole product
Rob Evans, Altium
EETimes (10/7/2010 10:50 AM EDT)
The idea that electronic product development is becoming more complex each year, or possibly each day, is patently clear to anyone involved in the electronics industry. Electronic products are becoming smaller, cheaper, smarter and more connected, with sophisticated electronic systems making their way into an increasing range of products.
From nuclear power stations to neurological implants, electronics is rapidly becoming a core design element in the quest for greater product functionality and differentiation in an increasingly global electronics market. In the process of making this possible, the number of complex elements that contribute to and influence product designs has also dramatically grown.
Within the electronics design sphere, traditional design capture and board layout has been joined by the development of programmable hardware and embedded application software. The complexity these domains add to the design process is magnified by their interdependence. Even a minor design change in one domain, such as tweaking the pin configuration in the FPGA space, will trigger a rippling series of ECO revisions through the others.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Evaluating Data Management Software
- Take control of design data management
- Standardizing data interchanges among design tools in the ECU development process: Pt. 1 - Models, formats, and data management
- Survey shows SoC design data management is mission critical
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM