e-MMC vs. NAND with built-in ECC
Doug Wong, Toshiba America Electronic Components, Inc.
8/18/2011 9:44 AM EDT
As NAND flash continues to increase in density and decrease in cost per gigabyte, it has enabled more cost-effective storage. This benefits a wide (and constantly growing) range of digital consumer products. Selecting the most appropriate high performance NAND architecture for any given application is of increasing importance as the ECC requirements for NAND continue to increase.
This article will explore the attributes of and differences between e-MMC and NAND with built-in ECC (such as Toshiba’s SmartNANDTM) – as well as go into detail about the applications that are best suited for each.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- Seven Key Advantages of Implementing eFPGA with Soft IP vs. Hard IP
- David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
- Reducing Power Consumption of Embedded Dynamic Memories with ECCs
- Symbolic Simulation Formally Verifies ECC
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection