Viewpoint: Keep design innovation alive
By Rob Irwin, Altium Limited
edadesignline.com (June 17, 2009)
There's perhaps a weary inevitability attached to the start of any new electronics design project that's been accepted for too long: after deciding what devices to target, you need to spend significant time 'tooling up'.
This generally involves finding and sourcing development boards and software that will allow you to 'play' with the devices on your short list.
Most designers accept this as necessity because that's the way it's always been done.
Time to take a step back, look at what's happening around you, and see that this is, frankly, clumsy, unresponsive, stifling of innovation and equally stifling of enjoyment!
Take for instance the notion that the first thing to do is choose the major devices around which you will base the design. Routine and precedent has it that you select the processor, the major peripheral chips and, increasingly, the FPGA.
It's logical, you argue, to set these
edadesignline.com (June 17, 2009)
There's perhaps a weary inevitability attached to the start of any new electronics design project that's been accepted for too long: after deciding what devices to target, you need to spend significant time 'tooling up'.
This generally involves finding and sourcing development boards and software that will allow you to 'play' with the devices on your short list.
Most designers accept this as necessity because that's the way it's always been done.
Time to take a step back, look at what's happening around you, and see that this is, frankly, clumsy, unresponsive, stifling of innovation and equally stifling of enjoyment!
Take for instance the notion that the first thing to do is choose the major devices around which you will base the design. Routine and precedent has it that you select the processor, the major peripheral chips and, increasingly, the FPGA.
It's logical, you argue, to set these
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Ultra Ethernet's Design Principles and Architectural Innovations
- Engineers caught between innovation and cost-cutting
- Speakers call for innovation in verification
- Innovation to drive chip performance curve
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM