Viewpoint: Keep design innovation alive
By Rob Irwin, Altium Limited
edadesignline.com (June 17, 2009)
There's perhaps a weary inevitability attached to the start of any new electronics design project that's been accepted for too long: after deciding what devices to target, you need to spend significant time 'tooling up'.
This generally involves finding and sourcing development boards and software that will allow you to 'play' with the devices on your short list.
Most designers accept this as necessity because that's the way it's always been done.
Time to take a step back, look at what's happening around you, and see that this is, frankly, clumsy, unresponsive, stifling of innovation and equally stifling of enjoyment!
Take for instance the notion that the first thing to do is choose the major devices around which you will base the design. Routine and precedent has it that you select the processor, the major peripheral chips and, increasingly, the FPGA.
It's logical, you argue, to set these
edadesignline.com (June 17, 2009)
There's perhaps a weary inevitability attached to the start of any new electronics design project that's been accepted for too long: after deciding what devices to target, you need to spend significant time 'tooling up'.
This generally involves finding and sourcing development boards and software that will allow you to 'play' with the devices on your short list.
Most designers accept this as necessity because that's the way it's always been done.
Time to take a step back, look at what's happening around you, and see that this is, frankly, clumsy, unresponsive, stifling of innovation and equally stifling of enjoyment!
Take for instance the notion that the first thing to do is choose the major devices around which you will base the design. Routine and precedent has it that you select the processor, the major peripheral chips and, increasingly, the FPGA.
It's logical, you argue, to set these
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- Ultra Ethernet's Design Principles and Architectural Innovations
- Engineers caught between innovation and cost-cutting
- Speakers call for innovation in verification
- Innovation to drive chip performance curve
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing