Custom Corner Characterization for Optimal ASIC/SoC Designs
Naveen Narang & Venkata Krishna, Open-Silicon
EETimes (5/25/2016 05:50 PM EDT)
Today's characterization tools offer a very good solution for extracting the best performance out of an ASIC/SoC for any specified PVT operating conditions.
A typical corner (TT) is no longer typical for most applications in today's world. For that matter, standard PVT Corners (FF/TT/SS), generally, do not represent the exact environmental conditions in which an ASIC/SoC will be functioning. This means the voltage may not be a nominal Vdd in a typical case or Vdd±10% in an extreme case; and the temperature may not be 25C in a typical case or 125C/-40C in extreme cases. Also, in today's market, every µW of power saved, and nS of delay avoided, makes a significant difference in a product's performance and cost. Therefore, it is important to know how a system behaves under real-time PVT conditions. One needs to characterize foundation IPs at these special (custom) corners to avoid overdesign and achieve optimal product for best power and performance.
When estimating the power and timing numbers of an IP at a custom corner (e.g., @95C and Vdd+3%), it is not easy to derive values from regular SS, TT, and FF characteristics as these may not support linear extrapolations. Even small errors in calculation can be very risky. One approach is to use characterization tools (e.g., Silicon Smart from Synopsys) that can easily characterize foundation IPs to estimate power and performance of an SoC at any custom corner with substantial accuracy using reference ".lib" files.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Providing memory system and compiler support for MPSoc designs: Customization of memory architectures (Part 2)
- Reconfiguring Design -> C-based architecture assembly supports custom design
- Custom cores limit SoC turnaround
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace