CompactPCI Interconnect Spec To Be Enhanced
Wakefield, MA -- August 3, 2001 -- The PCI Industrial Computer Manufacturing Group (PICMG), a consortium of over 700 companies that collaborate to adapt PCI technology for use in industrial and telecommunication computing applications, has held a kick-off meeting for the PICMG 2.17 StarFabric subcommittee, whose purpose is to provide guidelines for implementing the StarFabric interconnect in a CompactPCI environment. The group had its first meeting at the Embedded Systems Conference in Chicago on July 11.
StarFabric is a point-to-point switched backplane and chassis-to-chassis interconnect for next-generation communication equipment.
The CompactPCI StarFabric interconnect specification will define redundant, switched, high-speed point-to-point connectivity among some or all slots using StarFabric switch cards. The StarFabric interconnect can coexist with 64-bit CompactPCI, H.110., and Ethernet backplanes, as defined in PICMG 2.16. Systems that take advantage of StarFabric features can be designed to utilize existing single board computers (SBCs) and node cards. Special slots for active switching fabric elements, which may be redundant, will also be specified.
Todd Comins of StarGen was elected by meeting attendees to chair the PICMG 2.17 subcommittee. Ed Nuber of Agere was elected secretary and Steve Christo,also of StarGen, was selected to be the specification editor. The subcommittee plans to complete the 2.17 specification by the second quarter of 2002.
Founded in 1994, PICMG's original mission was to extend the PCI standard beyond the desktop, into industrial and telecommunications applications. PICMG developed the CompactPCI specification and continues to develop extensions and improvements.
For information about PICMG membership, or to find out how to obtain PICMG specifications, visit the PICMG website at www,picmg.org .
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Articles
- A Multiprocessor System-on-chip Architecture with Enhanced Compiler Support and Efficient Interconnect
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- Guide to Choosing the Best LDO for Your Application
- Guide to Choosing the Best DC-to-DC Converter for Your Application
Latest Articles
- FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity
- MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
- Analog Pin Directionality as an Exfiltration Attack Surface in Mixed-Signal ICs
- SIMT-Aware Lockstep Verification and Functional-Coverage Closure Methodology for an Open-Source RISC-V GPGPU: A UVM 1.2 Environment
- Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing