Combating fake chips by controlling supply chain
George Karalias, Rochester Electronics
EETimes (10/24/2012 9:06 AM EDT)
In December 2011, President Barack Obama signed the fiscal year 2012 US National Defense Authorization Act. The budget bill also encourages the implementation of procedures to mitigate the possibility of obtaining counterfeit components by making members of all tiers of the defense supply chain accountable. The meaning of the term counterfeit in this context includes fake, substandard, damaged, or mismarked components.
In the fall of 2011, for the first time in history, U.S. Federal Courts prosecuted an individual for trafficking in counterfeit integrated circuits, many of which were targeted for the U.S. military. Others were to be used in brake systems in high-speed trains and instruments used by firefighters to detect nuclear radiation. The administrator of the company that sold the components was sentenced to 38 months in prison and assessed fines of $166,141 for selling almost $16 million worth of semiconductors falsely marked as military, commercial or industrial grade.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- GenAI-Driven Approach to RISC-V Supply Chain Exploration
- Reverse Disaggregation - How Silicon IP Will Change the Semiconductor Supply Chain
- 6 steps for optimizing the IC supply chain
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace