Choosing hardware IP
Feb 1 2006 (13:49 PM), Courtesy of Embedded Systems Programming
As with any complex technology, embedded systems developers have many factors to consider when selecting a design partner in today's semiconductor market, particularly if planning to convert FPGAs to ASICs.
Intellectual property (IP) is one of the most important considerations. Selecting the right IP can make a sizeable difference in total cost of ownership. In addition to determining the type of IP required (SerDes, USB interfaces for computing, Ethernet MACs, 32-bit RISC processors, and so forth) you must consider the portability and reusability of the IP. When targeting an FPGA for conversion to an ASIC, you must also consider how compatible the IP is with both the FPGA and the ASIC. This compatibility is especially important for critical pieces of IP such as I/O, memory, and timing generators. Finally, you'll need to consider numerous factors when selecting third-party IP including compatibility, maturity, cost, legal issues, verification, quality, and the vendor itself.
This primer will help you navigate through the choices and plan ahead for a successful project, specifically on FPGA-to-ASIC conversions.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- HIPR: Hardware IP Protection through Low-Overhead Fine-Grain Redaction
- Choosing the best microcontrol solution still requires flexiblity
- Special Report: Choosing a DSP
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM