Characterizing licensable core performance; Find out why comparing processor cores is tricky and learn what to look for.

[Editor's note: If you are unfamiliar with the concepts of chip fabrication, the article "Push performance and power beyond the data sheet" provides some useful background.]
Comparing licensable processor cores and quantifying their relative performance is challenging. Unlike processor chips, there are many different ways in which licensable cores can be configured, implemented, and fabricated, each of which yields a different combination of speed, area, and power consumption. Particularly for digital signal processing applications (which tend to push the limits on one or more of these metrics) it's essential to have reliable and accurate performance data.
To make apples-to-apples comparisons between cores you'll need to pin down a consistent set of assumptions. In this article, we'll discuss some of the factors to consider when assessing and comparing licensable cores for digital signal processing.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- Find out what's really inside the iPod; Reuse of components is a good design practice for similar applications, including mobile handsets
- Performance analysis of 8-bit pipelined Asynchronous Processor core
- Why VAD and what solution to choose?
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety