Challenges in LBIST validation for high reliability SoCs
Abhinav Gaur & Gaurav Jain (Freescale)
EDN -- July 19, 2014
Logic built-in self test (LBIST) is being used in SoCs for increasing safety and to provide a self-testing capability. LBIST design works on the principle of STUMPS architecture. STUMPS is a nested acronym, standing for Self-Test Using MISR (Multiple Input Signature Register) and Parallel SRSG (Shift Register Sequence Generator). It consists of a Pseudo Random pattern generator (PRPG) for generating the test stimuli for the scan input, and Multiple Input Signature Register (or MISR) for collecting the scan output. If the final MISR signature matches with the golden or expected MISR signature, the LBIST status is “Pass”.
For any SoC that provides the LBIST functionality, there will be a need for tester patterns for production, for checking whether the LBIST is working properly on each of the samples being delivered to the customer. This paper will discuss the various challenges while developing these LBIST tester patterns for production, and ways of creating such patterns efficiently.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Reliability challenges in 3D IC semiconductor design
- Ultrawideband SoCs pose new challenges to manufacturers
- Enabling High Performance SoCs Through Multi-Die Re-use
- Verification Challenges of High Speed Interfaces
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM