Anti-fuse memory provides robust, secure NVM option
Bernd Stamme, Kilopass Technology Inc.
EETimes (7/5/2012 3:14 PM EDT)
Embedded non-volatile memory (NVM) intellectual property (IP) is a requirement for storing data that must be preserved when power to the chip is removed. NVM is found in almost every system on chip (SoC) design today, especially those targeting connected devices accessing content protected by digital rights management and sensitive financial or personal data. As these SoC designs migrate toward 28 nm and lower processes, engineering teams are re-examining the available commercial options. This reappraisal is occurring because of challenges presented by these smaller geometry processes. Suddenly, what was once an insignificant commodity is threatening to become a technology bottleneck.
NVMs can be classified in two groups: those that are programmed once and those that can be reprogrammed. In the former category, the most fundamental form of NVM is the masked ROM, which is programmed during the chip fabrication process. Next, comes the e-Fuse, which gets programmed during final test, followed by, anti-fuse technology, which can be programmed at wafer sort or final test or in the field at later point in time. In the latter category of reprogrammable memory are commercially available embedded Flash and floating gate alternatives. In the lab, new resistive RAM alternatives are being developed to compete in the reprogrammable arena.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- Universal NVM Express Controller (UNEX)
- NVM MTP EEPROM TSMC 65nm LP 2.5V SVT, SVT/HVT
- NVM MTP EEPROM TSMC 40nm LP 2.5V
- NVM MTP EEPROM TSMC 180nm BCDG2 5V
Related Articles
- OTP with a ROM Conversion Option Provides Flexibility and Cost Savings for On-Chip Microcode Storage
- Argument for anti-fuse non-volatile memory in 28nm high-K metal gate
- NVM memory: A Critical Design Consideration for IoT Applications
- The benefit of non-volatile memory (NVM) for edge AI
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow