Analysis: ARC's Configurable Video Subsystems
August 29, 2007 -- dspdesignline.com
Adding to its growing portfolio of licensable silicon IP subsystems, ARC has announced five configurable video processing subsystems. The subsystems range from the smallest-size AV 402V to the highest-performance AV 417V, and support multi-standard video encoding and decoding at resolutions ranging from CIF to D1. (The middle of the family range is filled out by the AV 404V, AV 406V, and AV 407V). The AV 40xV family subsystems are intended for compression-centric applications such as camera phones, portable media players, DVB-H and DVD players.
To read the full article, click here
Related Semiconductor IP
- USB-C Power Delivery IP Core
- Configurable Multi-Channel DMA Controller
- Samsung Foundry 4nm 1V8 GPIO I3C
- Root-of-Trust IP - High-Assurance Security for Advanced and Regulated Applications
- Root-of-Trust IP - Enhanced-Assurance, Configurable Security for Scalable Semiconductor Designs
Related Articles
- A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoC
- A Performance Architecture Exploration and Analysis Platform for Memory Sub-systems
- Configurable Processors for Video Processing SOCs
- Creating multi-standard, multi-resolution video engines using configurable processors
Latest Articles
- GSPIM: A Temporal-Locality-Aware 4D Gaussian Splatting Accelerator with Polymorphic PIM and Multi-Frame Rendering Dataflow
- Memory Admission and Result-Retention Sizing in an RV32IMC FPGA Soft Processor
- A Cross-Domain Matrix Engine for Signal Processing and Deep Neural Net Inference
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors