Analysis: ARC's Configurable Video Subsystems
August 29, 2007 -- dspdesignline.com
Adding to its growing portfolio of licensable silicon IP subsystems, ARC has announced five configurable video processing subsystems. The subsystems range from the smallest-size AV 402V to the highest-performance AV 417V, and support multi-standard video encoding and decoding at resolutions ranging from CIF to D1. (The middle of the family range is filled out by the AV 404V, AV 406V, and AV 407V). The AV 40xV family subsystems are intended for compression-centric applications such as camera phones, portable media players, DVB-H and DVD players.
To read the full article, click here
Related Semiconductor IP
- 300µA Voltage Buffer - X-FAB XT018
- 6mA Voltage Buffer - X-FAB XT018
- 57 – 67 GHz 1:2 Balun
- Multi-format, multi-stream hardware Decoder for AV2
- 32 Gbps NRZ Micro-Ring Modulator Driver
Related Articles
- A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoC
- A Performance Architecture Exploration and Analysis Platform for Memory Sub-systems
- Configurable Processors for Video Processing SOCs
- Creating multi-standard, multi-resolution video engines using configurable processors
Latest Articles
- InjectV: Modeling Fault Injection Attacks in RISC-V Simulation Environment
- SPARX: Secure and Privacy-Aware Approximate CNN Acceleration with Edge RISC-V SoC
- A 65 nm Trustworthy Hypoglycemia Forecasting Engine Achieving 11.3 nJ per Inference
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training