AI-driven SRAM demand needs integrated repair and security
By Meng-Yi Wu, eMemory
embedded.com (July 15, 2024)
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
Along with the rise of the internet of things (IoT), mobile devices, and edge computing, the boom in AI-enhanced features has enabled the addition of even greater functionality in applications such as intelligent sensing, in-vehicle driver assistance (ADAS), and voice recognition, all of which require the use of increasingly larger training models.
However, as the progress of CPU performance slows, new ideas to reduce the I/O and data loading on CPUs are becoming more popular. These include such solutions as DPU or PIM (process in memory) architectures, as well as the introduction of hierarchical data processing. However, as more CPUs are required for hierarchical processing, there is a corresponding need for more SRAM caches to serve these high-speed CPUs. Thus, the increasing popularity of AI applications and DPU architecture implementations has led to growing demand for higher SRAM densities
To read the full article, click here
Related Semiconductor IP
- Adaptive Voltage Scaling (AVS) Bus Target IP
- Adaptive Voltage Scaling (AVS) Bus Host Controller
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
Related Articles
- Secure Your Security Key in On-Chip SRAM: Techniques to avoid Data Remanance Attacks
- Security in transit
- Security needs more than checklist compliance
- Basics of SRAM PUF and how to deploy it for IoT security
Latest Articles
- Low-Energy Reduced RISC-V Instruction Subset Processor for Tsetlin Machine Inference at the Edge
- Si-GT: Fast Interconnect Signal Integrity Analysis For Integrated Circuit Design Via Graph Transformers
- Hardware Mechanisms to Dynamically Throttle AI Performance
- SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor with Backend-Visible EP Context for Sustained Vector Throughput
- New Number Formats for FFT IP Cores in Optical OFDM Transceivers