Adjusting and calibrating out offset and gain error in a precision DAC
David Fry, Strategic Applications Manager, Maxim Integrated Products
EETimes (3/23/2012 4:05 PM EDT)
All digital/analog converter (DAC) systems experience gain and offset error. These are analog errors caused by many factors in the DAC and in the external signal path. Gain and offset error should, therefore, be specified in the data sheet for a precision DAC.
This application note describes these DAC errors and their sources, and then describes methods for calibrating out that error in both the analog and digital domains.
To read the full article, click here
Related Semiconductor IP
- Low-power 12-bit 80 MHz ADC + 640 MHz DAC
- 24-bit audio inductor-less class-D DAC with efficiency and ultra-low latency capability in GF 22FDX+
- Current Source Output 14-bit 2.4GSPS RF DAC
- Current Output 12-bit 3.6GSPS RF DAC on 16nm FinFET
- 12-Bit Low Speed DAC with Output Buffer - HHGrace 110nm
Related Articles
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities