Achieving scalability with switch fabrics in CompactPCI
By Tom Cox, RapidIO Trade Association
Jul 15 2007 (16:46 PM), Embedded.com
The requirements of applications for which embedded systems are being designed vary in complexity, cost and performance widely. Presenting extreme challenges for designers of systems that must support not only a wide range of applications, but a continuously changing set of performance requirements.
Whether it's ever increasing bandwidth needs or changing communications standards, protocol based interconnects and switch fabrics offer unique benefits to addressing these issues.
CompactPCI has a rich history in embedded design; a logical step to extending its capabilities is adding a switch fabric architecture to your current product line.
Using the same interconnect across your entire design can leverage your knowledge of the protocol and its interfaces. In fact there are numerous benefits to choosing a single system-wide interconnect included: controlling development costs, design simplification, quick debug and system verification.
Jul 15 2007 (16:46 PM), Embedded.com
The requirements of applications for which embedded systems are being designed vary in complexity, cost and performance widely. Presenting extreme challenges for designers of systems that must support not only a wide range of applications, but a continuously changing set of performance requirements.
Whether it's ever increasing bandwidth needs or changing communications standards, protocol based interconnects and switch fabrics offer unique benefits to addressing these issues.
CompactPCI has a rich history in embedded design; a logical step to extending its capabilities is adding a switch fabric architecture to your current product line.
Using the same interconnect across your entire design can leverage your knowledge of the protocol and its interfaces. In fact there are numerous benefits to choosing a single system-wide interconnect included: controlling development costs, design simplification, quick debug and system verification.
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- FPGAs: Embedded Apps : Building mesh-based distributed switch fabrics with programmable logic
- The case for integrating FPGA fabrics with CPU architectures
- Achieving Low power with Active Clock Gating for IoT in IPs
- Achieving Groundbreaking Performance with a Digital PLL
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety