Achieving scalability with switch fabrics in CompactPCI
By Tom Cox, RapidIO Trade Association
Jul 15 2007 (16:46 PM), Embedded.com
The requirements of applications for which embedded systems are being designed vary in complexity, cost and performance widely. Presenting extreme challenges for designers of systems that must support not only a wide range of applications, but a continuously changing set of performance requirements.
Whether it's ever increasing bandwidth needs or changing communications standards, protocol based interconnects and switch fabrics offer unique benefits to addressing these issues.
CompactPCI has a rich history in embedded design; a logical step to extending its capabilities is adding a switch fabric architecture to your current product line.
Using the same interconnect across your entire design can leverage your knowledge of the protocol and its interfaces. In fact there are numerous benefits to choosing a single system-wide interconnect included: controlling development costs, design simplification, quick debug and system verification.
Jul 15 2007 (16:46 PM), Embedded.com
The requirements of applications for which embedded systems are being designed vary in complexity, cost and performance widely. Presenting extreme challenges for designers of systems that must support not only a wide range of applications, but a continuously changing set of performance requirements.
Whether it's ever increasing bandwidth needs or changing communications standards, protocol based interconnects and switch fabrics offer unique benefits to addressing these issues.
CompactPCI has a rich history in embedded design; a logical step to extending its capabilities is adding a switch fabric architecture to your current product line.
Using the same interconnect across your entire design can leverage your knowledge of the protocol and its interfaces. In fact there are numerous benefits to choosing a single system-wide interconnect included: controlling development costs, design simplification, quick debug and system verification.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- FPGAs: Embedded Apps : Building mesh-based distributed switch fabrics with programmable logic
- Achieving Low power with Active Clock Gating for IoT in IPs
- Achieving Groundbreaking Performance with a Digital PLL
- Case study: optimizing PPA with RISC-V custom extensions in TWS earbuds
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection