Abstraction and Control-Dominated Hardware Designs
By John Sanguinetti, Forte Design Systems
edadesignline.com (February 06, 2009)
Introduction
Hardware design in electronic system level (ESL) is becoming mainstream, but there are still a lot of questions about its generality. Many engineers believe that the abstractions that are at the heart of the ESL design process are not applicable to a large subset of designs, particularly control-dominated designs. The purpose of this article is to show the value that design abstraction offers for control-dominated designs.
Abstraction
Abstraction is a concept that everyone has an intuitive understanding of, but few can cite a formal definition. We can define abstraction in a number of different ways. We can look at abstraction analytically, or we can look at the mechanisms used to implement design abstractions.
edadesignline.com (February 06, 2009)
Introduction
Hardware design in electronic system level (ESL) is becoming mainstream, but there are still a lot of questions about its generality. Many engineers believe that the abstractions that are at the heart of the ESL design process are not applicable to a large subset of designs, particularly control-dominated designs. The purpose of this article is to show the value that design abstraction offers for control-dominated designs.
Abstraction
Abstraction is a concept that everyone has an intuitive understanding of, but few can cite a formal definition. We can define abstraction in a number of different ways. We can look at abstraction analytically, or we can look at the mechanisms used to implement design abstractions.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Generic Driver Model using hardware abstraction and standard APIs
- Energy Design Needs Unified Hardware Abstraction
- 10 Tips for designing a Hardware Abstraction Layer (HAL)
- Why Hardware Root of Trust Needs Anti-Tampering Design
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace