Abstraction and Control-Dominated Hardware Designs
By John Sanguinetti, Forte Design Systems
edadesignline.com (February 06, 2009)
Introduction
Hardware design in electronic system level (ESL) is becoming mainstream, but there are still a lot of questions about its generality. Many engineers believe that the abstractions that are at the heart of the ESL design process are not applicable to a large subset of designs, particularly control-dominated designs. The purpose of this article is to show the value that design abstraction offers for control-dominated designs.
Abstraction
Abstraction is a concept that everyone has an intuitive understanding of, but few can cite a formal definition. We can define abstraction in a number of different ways. We can look at abstraction analytically, or we can look at the mechanisms used to implement design abstractions.
edadesignline.com (February 06, 2009)
Introduction
Hardware design in electronic system level (ESL) is becoming mainstream, but there are still a lot of questions about its generality. Many engineers believe that the abstractions that are at the heart of the ESL design process are not applicable to a large subset of designs, particularly control-dominated designs. The purpose of this article is to show the value that design abstraction offers for control-dominated designs.
Abstraction
Abstraction is a concept that everyone has an intuitive understanding of, but few can cite a formal definition. We can define abstraction in a number of different ways. We can look at abstraction analytically, or we can look at the mechanisms used to implement design abstractions.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Generic Driver Model using hardware abstraction and standard APIs
- Energy Design Needs Unified Hardware Abstraction
- 10 Tips for designing a Hardware Abstraction Layer (HAL)
- Why Hardware Root of Trust Needs Anti-Tampering Design
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST