A Win-Win Royalty Deal Structure in IP Business
Barun Kumar De (SmartPlay Technologies)
Royalty is a critical component in any IP deal. SoC companies want IP companies to share the risk of success (or failure) of their SoC and to enable that they want IP vendors to accept a substantial part of their payment to be paid as royalty. But the customers are also not very interested to shell out huge money to IP companies if the SoC is successful and hence they would like to have the royalty percentage as much as low which IP companies find non-acceptable in several situations.
One way, the IP companies can overcome the challenge is to provide a buyout option to its customers. The buyout option allows buyer to pay a certain amount of money to the seller and stop all future royalty payment. SoC companies will go to buyout option if they see the cash outflow of all the future royalty is more than the buyout price. IP vendor can demand of higher royalty percentage with the buyout option.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related Articles
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- The Thriving Silicon IP Business
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- Low Power Design in SoC Using Arm IP
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities