A technical overview of the CE-ATA storage interface
Mohamed A. Salem, Mentor Graphics
(03/20/2006 9:00 AM EST), EE Times
Digital content is driving our society forward. Everywhere you turn there’s a new device with greater capacity ready to consume even more precious storage space. The digital content explosion is rapidly consuming available hard-disk drive (HDD) space and creating a critical storage challenge.
With these dynamics in place, the consumer electronics advanced technology attachment (CE-ATA) interface is quickly emerging as the new storage standard — for good reason. Not only does CE-ATA specifically address the challenges of portable digital storage, but it does so with an intelligent combination of both proven and newly created storage technologies.
CE-ATA is the storage industry’s response to providing an optimized standard interface for small form factor (SFF) storage solutions in handheld, portable, and consumer electronics applications.
This article presents an overview of this state-of-the-art technology and goes underneath the hood of this promising new storage standard. We’ll also look at the various layers of the protocol used for communication between the host and a SFF storage device.
(03/20/2006 9:00 AM EST), EE Times
Digital content is driving our society forward. Everywhere you turn there’s a new device with greater capacity ready to consume even more precious storage space. The digital content explosion is rapidly consuming available hard-disk drive (HDD) space and creating a critical storage challenge.
With these dynamics in place, the consumer electronics advanced technology attachment (CE-ATA) interface is quickly emerging as the new storage standard — for good reason. Not only does CE-ATA specifically address the challenges of portable digital storage, but it does so with an intelligent combination of both proven and newly created storage technologies.
CE-ATA is the storage industry’s response to providing an optimized standard interface for small form factor (SFF) storage solutions in handheld, portable, and consumer electronics applications.
This article presents an overview of this state-of-the-art technology and goes underneath the hood of this promising new storage standard. We’ll also look at the various layers of the protocol used for communication between the host and a SFF storage device.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- The Benefits of a Multi-Protocol PMA
- A Survey on the Design, Detection, and Prevention of Pre-Silicon Hardware Trojans
- What is JESD204C? A quick glance at the standard
- Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM