VIP: It's Time to Grow Up (Synopsys)
In order to achieve the productivity necessary to complete an SOC, designers have been successfully turning to design reuse. SOC designers have relied on intellectual property (IP) vendors for "implementation IP," pre-designed synthesizable or process-hardened chip functions. The most popular IP functions continue to be processors (e.g., ARM, MIPS and PowerPC) and standards-based on-chip and off-chip communications protocols (e.g., AMBA bus, PCI Express, USB 2.0 Host).
Since verifying an SOC requires more than half of the design budget and time, designers have also been using verification IP (VIP) blocks, especially for standard protocols. Designers use VIP just like IP, to increase productivity, save money and reduce risk, which is the EDA mantra.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Siemens IT Solutions and Services Adopts Cadence's Assertion-based VIP to Speed Development
- Sony-Inside Huami Watch: Is It Time for FD-SOI?
- Cadence Delivers 10 New VIP Solutions to Accelerate Time to Market for Applications Based on Critical New Standards
- Is It Time to Forget about Huawei?
Latest News
- Global Semiconductor Sales Increase 25% from Q4 2025 to Q1 2026
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap