VIP: It's Time to Grow Up (Synopsys)
In order to achieve the productivity necessary to complete an SOC, designers have been successfully turning to design reuse. SOC designers have relied on intellectual property (IP) vendors for "implementation IP," pre-designed synthesizable or process-hardened chip functions. The most popular IP functions continue to be processors (e.g., ARM, MIPS and PowerPC) and standards-based on-chip and off-chip communications protocols (e.g., AMBA bus, PCI Express, USB 2.0 Host).
Since verifying an SOC requires more than half of the design budget and time, designers have also been using verification IP (VIP) blocks, especially for standard protocols. Designers use VIP just like IP, to increase productivity, save money and reduce risk, which is the EDA mantra.
Related Semiconductor IP
- Keccak IP Core
- 9bit time-based two-step ADC - GF 22nm FDX
- 2GS/s 11b dual I/Q DAC on GF 22nm FDX
- JESD204b Deserializer PHY - GF 22nm FDX
- JESD204b Serializer PHY - GF 22nm FDX
Related News
- Siemens IT Solutions and Services Adopts Cadence's Assertion-based VIP to Speed Development
- Sony-Inside Huami Watch: Is It Time for FD-SOI?
- Cadence Delivers 10 New VIP Solutions to Accelerate Time to Market for Applications Based on Critical New Standards
- Is It Time to Forget about Huawei?
Latest News
- ChipAgents Helps Whalechip Cut Semiconductor Root Cause Analysis from Days to Minutes
- European Processor Initiative Successfully Concluded
- Kandou AI Selects Baya Systems to Power Its Attack on the AI Memory Wall
- Arteris Expands Partnership with Arm to Accelerate Semiconductor Cybersecurity
- OpenTitan Earl Grey 2 to support CHERI and PQC