Updated HBM Standard Geared for HPC, Networking
By Gary Hilson
EETimes, January 18, 2019
TORONTO — High Bandwidth Memory (HBM), like many other memory technologies, is being adopted for emerging use cases that didn’t exist at its inception because of specific characteristics such performance, capacity and power consumption. But it won’t be long before there’s pressure to improve upon them as adoption in newer scenarios takes off.
The Jedec Solid State Technology Association’s most recent update to the JESD235 HBM DRAM standard focuses on meeting the needs of applications in which peak bandwidth, bandwidth per watt, and capacity per area are critical metrics. Such applications include high-performance graphics, network and client applications, and high-performance computing.
To read the full article, click here
Related Semiconductor IP
- HBM 4 Verification IP
- Verification IP for HBM
- Simulation VIP for HBM
- HBM Synthesizable Transactor
- HBM DFI Synthesizable Transactor
Related News
- JEDEC Publishes HBM3 Update to High Bandwidth Memory (HBM) Standard
- JEDEC® Releases Updated LPDDR5/5X SPD Standard with Enhanced Mode‑Switching Support
- Avery Design Systems Offers Comprehensive Verification Support for the New HBM3 Interface Standard
- JEDEC Approaches Finalization of HBM4 Standard, Eyes Future Innovations
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’