The path to RISC-V growth: Why software consistency is becoming crucial
By Alexander Neumann, eeNews Europe | March 5, 2026
On 15 April, 2026, Elektor is hosting a conference on RISC-V and its increasing significance for embedded and IoT systems. Ahead of the event, we spoke with one of the speakers, Marcos Codas. He is a Director of Partnerships and Education at GDevelop, which provides an open-source, no-code and AI game engine. His presentation will be on the creating a centralized game store for the SiFive HiFive Premier P550 RISC-V board. He will present evidence of how software fragmentation affects platform adoption.
Alexander Neumann: At the RISC-V conference you’ll speak about “software fragmentation” as the main reason why developers often return to ARM despite its architectural freedom. What specific fragmentation problems are most common with RISC-V desktops today?
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Why RISC-V + Blockchain Is the Conversation I’ve Been Waiting to Have
- Quintauris and Ashling Join Forces to Strengthen the RISC-V Software Ecosystem
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- RISC-V Is Inevitable, State of the Union Keynote Argues
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options