Why RISC-V + Blockchain Is the Conversation I’ve Been Waiting to Have
By Daniela Barbosa, GM of Decentralized Technologies at the Linux Foundation & Executive Director, LF Decentralized Trust
EETimes | October 14, 2025
The open RISC-V ISA has always been about freedom and flexibility in hardware design. Now a compelling new use case gives developers a software-only abstraction layer, taking privacy and flexibility to new heights.
There are rarely moments in technology when two open ecosystems simply ‘click’ into place. Yet here I am, feeling like the officiant between two such entities: the open hardware standard RISC-V, and the shared, immutable digital ledger that is blockchain.
Blockchain is no longer an experiment or a buzzword; it’s becoming part of the world’s critical infrastructure.
To read the full article, click here
Related Semiconductor IP
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
Related News
- Quintauris and Ashling Join Forces to Strengthen the RISC-V Software Ecosystem
- TES unveils a next-generation Elliptic Curve Digital Signature Algorithm (ECDSA) IP Core for Secure IoT, Blockchain, and Industrial Systems
- SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion
- Syntacore's SCR RISC-V IP Now Supports Zephyr 4.3
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release