Why RISC-V + Blockchain Is the Conversation I’ve Been Waiting to Have
By Daniela Barbosa, GM of Decentralized Technologies at the Linux Foundation & Executive Director, LF Decentralized Trust
EETimes | October 14, 2025
The open RISC-V ISA has always been about freedom and flexibility in hardware design. Now a compelling new use case gives developers a software-only abstraction layer, taking privacy and flexibility to new heights.
There are rarely moments in technology when two open ecosystems simply ‘click’ into place. Yet here I am, feeling like the officiant between two such entities: the open hardware standard RISC-V, and the shared, immutable digital ledger that is blockchain.
Blockchain is no longer an experiment or a buzzword; it’s becoming part of the world’s critical infrastructure.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- RISC-V Is Inevitable, State of the Union Keynote Argues
- RISC-V Europe Summit 2026: Beyond Embedded Electronics
- Andes Technology and Mirabilis Design Announce Collaboration on System-Level Models for Andes RISC-V Processor IP
- StarFive and China Mobile Shanghai Research Institute Partner to Empower Industrial Equipment Smart O&M with RISC‑V 4G DTU
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026