SoC-e's 1588Tiny IP Core now supports Layer-3 PTP operation
September 17, 2018 -- SoCe keeps pushing the improvement of its IP Cores in order to fit the the needs of their customers. This time, we are happy to announce that the last update of the 1588Tiny IP Core adds support for Layer-3 PTP Operation.
1588Tiny is a hardware-only IEEE 1588-2008 V2 Slave Only compliant clock synchronization IP core for Xilinx FPGAs. It is focused on equipments that require basic IEEE1588 functionality using the minimum resources. 1588Tiny is capable of accurately timestamp IEEE 1588 frames and provide a synchronized clock using only hardware modules (accuracy in the nanosecond range). Neither an embedded processor, nor a generic Ethernet MAC are required. Furthermore, 1588Tiny includes an optimized Ethernet MAC to process PTP frames.
IEEE 1588 Precision Time Protocol (PTP) is a packet-based protocol for synchronizing clocks on a local area network (LAN). This protocol is able to synchronize networked clocks with an accuracy down to the nanosecond range.
Related Semiconductor IP
- IEEE 802.1AS Software Stack
- Gigabit Ethernet with IEEE 1588 and AVB
- IEEE 1394 OVC
- JTAG (IEEE 1149.1/1149.6) Verification IP
- CJTAG (IEEE 1149.7) Verification IP
Related News
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- Kerala Positions Design and IP at Core of Chip Strategy
- CAST Reaches 200 CAN IP Core Customers
Latest News
- Global Semiconductor Sales Increase 25% from Q4 2025 to Q1 2026
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap