Kerala Positions Design and IP at Core of Chip Strategy
By Yashasvini Razdan, EETimes | November 4, 2025
Kochi, Kerala — While Gujarat boasts about OSATs and fabs, the Indian state of Kerala is charting a different path with its design-first semiconductor roadmap that focuses on chip design, testing and IP creation rather than competing to build multi-billion-dollar fabs.
Unveiling the state’s Vision 2031 framework at ReCode Kerala 2025, Chief Minister Pinarayi Vijayan said Kerala aims to create half a million jobs in the IT sector within the state itself, capture 10% of India’s IT market share and grow the sector’s economic output to ₹4.41 trillion (about $49.7 billion) by 2031.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- CAST Introduces PDM-to-PCM IP Core for Easy Interfacing of Digital Microphones with SoCs
- Joya Design Takes Neuromorphic Chip from Design to Device with First Innatera-Powered Consumer Audio Product at AWE China
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
- Arasan acheives the Industry's First ASIL-D Certification for its CAN XL IP Core
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers