New RISC-V processors address demand for open source and performance
By Nitin Dahad, embedded.com (November 8, 2023)
Annual RISC-V Summit sees launch of new processors from Synopsys and Ventana, shows traction among key companies like Qualcomm, and new OpenHW Group processor testing platform.
This year’s annual RISC-V Summit taking place this week in Santa Clara seemed to have a definite buzz around it. What’s apparent is if you were wondering if the architecture had traction, there were proof points that would certainly change your mind.
First there were plenty of announcements, including from Synopsys with a RISC-V version of the ARC processor, the ARC-V; Ventana Micro Systems with its Veyron V2 high performance processor as well as its partnership with Imagination Technologies for a CPU-GPU system on chip solution; BeagleBoard with its new single-board computer (SBC) based on Microchip’s PolarFire RISC-V SoC with FPGA fabric; and OpenHW Group announcing its CORE-V CVA6 platform project, an open-source FPGA-based software development and testing environment for RISC-V processors.
And then there were the presentations that provided evidence of some of the work the larger firms have been doing with RISC-V technology. For example, Qualcomm, who last month announced a collaboration with Google on wearables to develop a RISC-V Snapdragon Wear platform for next generation Wear OS solutions, said it had shipped more than 1 billion devices using RISC-V in 2023. The company said its first SoC utilizing a RISC-V microcontroller was in Snapdragon 865 in 2019, which was a result of its quest for an MCU that it could customize with a smaller footprint unique to its needs.
To read the full article, click here
Related Semiconductor IP
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
- Low-Power Embedded RISC-V Processor
- Enhanced-Processing Embedded RISC-V Processor
- Vector-Capable Embedded RISC-V Processor
- Compact Embedded RISC-V Processor
Related News
- SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHIPS Alliance launches the SV Tools Project for open source development of SystemVerilog/UVM codebases
- SiFive and HighTec EDV-Systeme: Together strengthening the RISC-V Ecosystem for Safe and Secure Automotive and Industrial Applications
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’