Adapting Foundation IP to Exceed 2 nm Power Efficiency in Next-Gen Hyperscale Compute Engines
Discover how Synopsys Foundation IP helps achieve breakthrough power efficiency in next-gen 2 nm hyperscale compute engines.
Vendor:
Synopsys, Inc.
Category:
CPU
ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
The Synopsys ARC-V™ RMX-100 series processors are optimized for use in embedded applications where power and area are the utmost …
Overview
The Synopsys ARC-V™ RMX-100 series processors are optimized for use in embedded applications where power and area are the utmost concern.
The DSP enhanced implementation (RMX-100D) adds DSP capability for applications such as hearable devices where the combination of low power and signal processing are required to enable device performance and extend battery life.
The ARC-V RMX-100 processors are based on the RISC-V instruction set architecture (ISA). The processors feature a balanced 3-stage Harvard architecture pipeline that provides sufficient throughput.
The ARC-V RMX-100 features up to 64KB of level 1 (L1) instruction cache and up to 2MB each of closely coupled instruction and data memories (CCM).
The DSP-enhanced RMX-100D cores include an optimized DSP implementation that features a power-efficient unified 32x32 MUL/MAC unit and support
for fixed-point DSP datatypes and vector operations. To enable easy DSP software development, the ARC MetaWare Development Toolkit features a rich DSP software library and the included C/C++ Compiler supports commonly used DSP datatypes for easy algorithm programming. The ARC-V RMX-
100D processors maintain the high code density and offer excellent DSP performance within a very small footprint.
The DSP enhanced implementation (RMX-100D) adds DSP capability for applications such as hearable devices where the combination of low power and signal processing are required to enable device performance and extend battery life.
The ARC-V RMX-100 processors are based on the RISC-V instruction set architecture (ISA). The processors feature a balanced 3-stage Harvard architecture pipeline that provides sufficient throughput.
The ARC-V RMX-100 features up to 64KB of level 1 (L1) instruction cache and up to 2MB each of closely coupled instruction and data memories (CCM).
The DSP-enhanced RMX-100D cores include an optimized DSP implementation that features a power-efficient unified 32x32 MUL/MAC unit and support
for fixed-point DSP datatypes and vector operations. To enable easy DSP software development, the ARC MetaWare Development Toolkit features a rich DSP software library and the included C/C++ Compiler supports commonly used DSP datatypes for easy algorithm programming. The ARC-V RMX-
100D processors maintain the high code density and offer excellent DSP performance within a very small footprint.
Key features
- 32-bit RISC-V embedded CPU with balanced 3-stage pipeline
- DSP implementation to extend the RISC-V baseline (RMX-100D)
- 2 KB to 64 KB instruction L1 cache
- Up to 2MB instruction and data closely coupled memory (CCM)
- Architectural clock gating and enhanced sleep instructions
- RISC-V S-mode security
- RISC-V Memory Protection Unit (ePMP) to control access rights to the memory
- ECC / parity support
- Integrated watchdog timer
- 32x32 multiplier / Configurable hardware divider
- Advanced Platform Level Interrupt Controller (APLIC) supporting up to 1023 wired interrupts
- Up to 2x Advanced Platform Level Interrupt Controllers (APLIC) each supporting up to 1023 wired interrupts for a maximum of 2046 interrupts
- DSP support (RMX-100D): Unified MUL-MAC unit; Fractional data type support; Multiple rounding modes
- Native Arm AMBA® AXI™, AHB and AHB-Lite™ interfaces
- JTAG and Compact JTAG (cJTAG) debug interface
Benefits
- RISC, and RISC + DSP 32-bit processors for ultra-low power embedded apps
- Based on the RISC-V ISA, leveraging standard 32-bit protocols (and extensions)
- DSP instruction extensions (RMX-100D)
- Easy DSP programming support with Synopsys Metaware C/C++ Compiler
- Feature-rich DSP software library for easy algorithm programming
- High degree of configurability
- Support for custom instructions
- Support for up to 2 MB of closely coupled memory and direct mapping of peripherals
- Native Arm AMBA® AHB™, AHBLite™ and AXI interfaces
- Optional 32x32 or 16x16 single and multicycle multiplier
- ECC/Parity support
- RISC-V AIA compatible interrupt handling architecture
- ARC Trace I/F provides real-time trace debugging features
Applications
- Industrial: Motor control, smart metering
- Automotive: Sensors, keyless entry, body electronics, safety management
- Consumer: AIoT, hearables
- Storage: consumer SSDs, eMMC, UFS, SD cards
- Networking: LPWAN, M2M, BLE control, wireless access (WAP)
What’s Included?
- The Synopsys ARC-V RMX-100 processors are delivered in Verilog HDL in the ARChitect IP Library. The HDL is configurable by the user and output from the ARChitect IP Configurator tool. To test that the product performs as expected, a basic testbench of Customer Confidence Tests (CCT) is included.
Specifications
Identity
Part Number
dwc_arcv_rmx100_core
Vendor
Synopsys, Inc.
Type
Silicon IP
Compute
CPU Architecture
RISC-V
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
With the Synopsys PCIe 6.x IP solution recently being named the first official “Gold System” for PCIe 6.x compliance testing, the standard is poised to make the leap from promising innovation to practical foundation for future systems and workloads.
The Integrated Design Challenge: Developing Chip, Software, and System in Unison
“We are in an era of pervasive intelligence,” said Shankar Krishnamoorthy, chief product development officer at Synopsys. Moderating a panel discussion at the inaugural Synopsys Executive Forum, he described the transformative impact of artificial intelligence (AI) and the challenges ahead.
Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
With a promise to revolutionize our driving experience, automotive displays are evolving at an unprecedented pace. In modern vehicles, the digital dashboard with a variety of displays that provide access to all driver controls has replaced the physical mechanisms and panels.
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Verifying CXL 3.1 Designs with Synopsys Verification IP
Nikhil Jain, Zongyao Wen (Synopsys)
Frequently asked questions about CPU IP cores
What is ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications?
ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications is a CPU IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.