Vendor: Codasip Category: CPU

32 Bit - Embedded RISC-V Processor Core

Codasip® L110 is a 32-bit RISC-V embedded processor, focused on small-area and low-power applications.

Contact Provider Request Datasheet
RISC-V View all specifications

Overview

Codasip® L110 is a 32-bit RISC-V embedded processor, focused on small-area and low-power applications.

The core is highly configurable, allowing different area and performance levels, with optional support for standard RISC-V code size density extension.

It is also fully customizable, and, when used in combination with Codasip Studio, it enables an easy and no-risk way to add custom instructions.

Key features

  • Best-in-class performance for small-area and low-power applications
    • Delivering up to 50% improvements in performance per watt compared to similar cores in the market
    • Smaller and more performant than other RISC-V alternatives
    • Uses RISC-V standard extensions for area and code size reduction for additional power consumption reduction at system level
  • Highly configurable and easy and quick to customize and verify
    • High-quality pre-verified baseline excellent for further configurations and
    • customization
    • Easy to customize and verify thanks to Codasip Studio Fusion
    • Customization is without risk, because the functionality of the baseline core is guaranteed
  • Process compliant with ISO 26262 and ISO 21434
    • Developed using HW development process certified by TÜV SÜD
    • Development process certified for functional safety as well as cybersecurity

Block Diagram

Codasip L110 block diagram

Benefits

  • Ideal standard RISC-V IP for low area and low power applications, competitive in delivering performance per watt.
  • Highly configurable with optional support for standard code size density extensions. Excellent base to add custom instructions to further improve power, performance, and area for specific target application

Applications

  • Embedded

Specifications

Identity

Part Number
Codasip L110
Vendor
Codasip
Type
Silicon IP

Compute

CPU Architecture
RISC-V

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Codasip
HQ: Germany
Contact Codasip

Learn more about CPU IP core

A formal-based approach for efficient RISC-V processor verification

In this article, we go through a formal-based, easy-to-deploy RISC-V processor verification application. We show how, together with a RISC-V ISA golden model and RISC-V compliance automatically generated checks, we can efficiently target bugs that would be out of reach for simulation.

Efficient Verification of RISC-V processors

Processor verification, however, is never trivial but requires combining the strengths of multiple verification techniques. This technical paper considers how to efficiently verify a RISC-V processor using a multi-layered approach known as the Swiss cheese model adapted from the world of avionics.

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Frequently asked questions about CPU IP cores

What is 32 Bit - Embedded RISC-V Processor Core?

32 Bit - Embedded RISC-V Processor Core is a CPU IP core from Codasip listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP