New Architectures Bringing AI to the Edge
By Dylan McGrath, EETimes
October 31, 2018
SAN FRANCISCO — As artificial intelligence (AI) capability moves from the cloud to edge, it is inevitable that chipmakers will find ways to implement AI functions like neural-network processing and voice recognition in smaller, more efficient, and cost-effective devices.
The big, expensive AI accelerators that perform tasks back in the data center aren’t going to cut it for edge node devices. Battle lines are being drawn among various devices — including CPUs, GPUs, FPGAs, DSPs, and even microcontrollers — to implement AI at the edge with the required footprint, price point, and power efficiency for given applications.
To that end, a pair of intriguing architectures created specifically for implementing AI at the edge are being introduced at the Linley Processor Conference on Tuesday by Cadence Design Systems and Flex Logix Technologies. Both focus on bringing AI functionality into edge node devices with an emphasis on reducing the memory footprint.
To read the full article, click here
Related Semiconductor IP
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
- AES-GCM - Authenticated Encryption and Decryption
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
Related News
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- BrainChip Unveils Radar Reference Platform to Bridge the ‘Identification Gap’ in Edge AI
- SiFive’s New RISC-V IP Combines Scalar, Vector and Matrix Compute to Accelerate AI from the Far Edge IoT to the Data Center
- Redefining the Edge AI Developer Experience on Arm with New ExecuTorch 1.0 GA Release
Latest News
- Global Semiconductor Sales Increase 25% from Q4 2025 to Q1 2026
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap