Moore's Law Goes Post-CMOS
Rick Merritt, EETimes
2/1/2016 03:00 PM EST
SAN FRANCISCO – Moore’s Law has a long life, but pure vanilla CMOS process technology -- not so much. That’s the view of Intel’s top fab executive, speaking to an audience of chip designers.
“The economics of Moore’s Law are sound if we focus on reducing cost per transistor,” William Holt told about 3,000 attendees of the International Solid-State Circuits Conference (ISSCC) here. But “beyond CMOS we’ll see changes in everything, probably even in computer architecture,” he said.
The general manager of Intel’s technology and manufacturing group declined to share his thoughts about which of a “rich variety” of post-CMOS technologies chip makers will use or when. New techniques span tunneling FETs, ferroelectric FETs, spintronics, new III-V materials and more.
To read the full article, click here
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- Moore Microprocessor Portfolio (MMP) Inventor Files Lawsuit against TPL Group
- Moore's Law could enter the fourth dimension--via the third
- Moore's Law threatened by lithography woes
- Broadcom: Time to prepare for the end of Moore's Law
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B