Mentor Graphics and TSMC Provide TSMC-Qualified Process Design Kit for 0.13 micron Mixed-Mode and RF Design
WILSONVILLE, Ore. -- November 30, 2006 -- Mentor Graphics Corporation (Nasdaq: MENT) today announced that in a joint effort with Taiwan Semiconductor Manufacturing Company (NYSE: TSM), TSMC is releasing foundry-qualified process design kits (Mentor-PDKs) that support Mentorâs entire custom/mixed-signal IC design flow.
TSMC has long been providing foundry-qualified design rule check (DRC), layout versus schematic (LVS), and parasitic extraction rule decks qualified for the Mentor Graphics Calibre® platform, as well as Spice models for Mentorâs Eldo® Spice simulator. Starting with this latest release of the 0.13µ (micron) mixed-mode and RF Mentor-PDK for TSMCâs CM013RG process, TSMC now supports the entire Mentor Graphics ICstudio custom/mixed-signal IC design flow. This kit includes symbol library for Design Architect®-IC schematic capture and parameterized layout generators for IC Station® layout editor. This complete Mentor-PDK has been pre-qualified with the TSMC process. Design kits for the 90nm (nanometer) and 65nm nodes are currently being developed.
âWe are pleased with the result of this collaboration between TSMC and Mentor Graphics in the development and validation of the Mentor process design kit,â said Ed Wan, Senior Director of Product Marketing and Design Services at TSMC. âWith the release of qualified process design kits such as this, IC designers will be able to leverage the readiness of our leading-edge analog mixed-signal and RF technologies more efficiently and effectively. This in turn can help them jump start their design activities quickly and confidently.â
Among many users of this CM013RG Mentor-PDK is MediaPhy, a fabless semiconductor company developing next-generation System-on-Chip solutions for global mobile media applications. MediaPhy has been an early adopter of this kit since its alpha and beta stages.
âWe have been working closely with Mentor Graphics and TSMC through the early development stages to address our ever-increasing requirements for mixed-signal and RF designs,â said Mohammad Moradi, co-founder and VP of engineering at MediaPhy. âBeing able to receive collaborative support from both Mentor and TSMC has made this design kit a center piece of our advanced design methodology. We are pleased to see its official offering from TSMC that gives added confidence and benefits not only to us, but to the greater IC design community.â
âThe partnership between TSMC and Mentor has long supported chip designers in their quest to complete designs efficiently. I am pleased to see this collaboration elevated to the next level.â said Jue-Hsien Chern, vice president and general manager, Deep Submicron (DSM) division, Mentor Graphics. âWith the support of Mentor-PDKs and Eldo/ADMS Views, we are enabling our common customers to design in TSMC's leading nanometer technologies.â
New Mentor ICstudio Design Platform
Mentorâs new ICstudio design environment integrates all of the Mentor Graphics custom-IC design tools into a seamless flow that enables designers to quickly and accurately conceptualize, capture, simulate, layout, and verify the most challenging of custom, analog, RF, and mixed-signal designs. Prominent design capture tools in the ICstudio environment include Design Architect-IC, a powerful schematic capture, netlisting, and simulation control cockpit, and IC Station, Mentorâs connectivity-driven layout editor and chip assembly tool. These capture tools integrate tightly with Mentorâs best-in-class Calibre verification platform and Eldo and ADvance®MS simulation tools to provide a cohesive front-to-back IC design flow. ICstudio also provides robust data management and revision control capabilities to facilitate collaborative IC design.
About the new 0.13µ Mixed-Mode RF design kit:
This new design kit contains all the basic components necessary to kick off a production design project with Mentorâs IC Flow. It includes schematic symbols for DA-IC with netlist control files, and parameterized device generators for automatic and correct-by-construction device layout in IC Station. It also contains the TSMC-supplied Calibre rule decks and Eldo Spice models. Customers who download this kit can jump start their design process with the added confidence that together with a tightly integrated flow, they have a design kit that complies with TSMCâs manufacturing process.
Availability
The design kit is available for customer download directly from TSMC, through their âTSMC-Onlineâ website at http://online.tsmc.com
About TSMC
TSMC created the semiconductor dedicated foundry industry when it was founded in 1987. It continues as the market leader by steadily increasing its capital spending and by out performing all other market competitors. TSMC posted annual sales of US$8.2 billion in 2005 and currently employs over 20,000 people worldwide. To serve and support customer's manufacturing needs, TSMC maintains account service offices in Taiwan, North America, Europe and Japan. TSMC's corporate headquarters are in Hsin-Chu, Taiwan. More information about TSMC is available through the World Wide Web at http://www.tsmc.com.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the worldâs most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $750 million and employs approximately 4,100 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- TSMC to Open EU Design Center in Munich in Q3
- TSMC looks to 5nm MRAM, plans first European design centre
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer