TSMC looks to 5nm MRAM, plans first European design centre
By Nick Flaherty, eeNews Europe | May 27, 2025
The EU Design Centre (EUDC) will be based in Munich is expected to focus on automotive, but will also support chip designs for industrial applications, artificial intelligence (AI), telecoms and the Internet of things (IoT).
With this in mind, TSMC has qualified its 28nm resistive RRAM memory for automotive applications, with a 12nm version expected to meet the same stringent automotive quality requirements with a 6nm version planned. It also planning a 5nm MRAM magnetic memory.
To read the full article, click here
Related Semiconductor IP
- RDMA IP
- PCIe Controller
- USB Controller
- MTP (Multi-Time Programmable) IP
- OTP (One-Time Programmable) IP
Related News
- Moortec Opens New European Design Centre in Poland
- M31 Launches USB4 IP for TSMC 5nm Process
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
Latest News
- Top 10 Global Fabless IC Design Houses Post 73% YoY Revenue Growth in 2Q26; AMD Breaks into Top Three
- Arasan furthers MIPI I3C® compliance with its participation at the I3C® interop in Taipei
- TSMC August 2026 Revenue Report
- Qualitas Semiconductor Signs MIPI IP Integrated Solution Licensing Agreement with CoAsia SEMI
- Alliance for Open Media Members Showcase AV2 Ecosystem Developments at IBC 2026