TSMC looks to 5nm MRAM, plans first European design centre
By Nick Flaherty, eeNews Europe | May 27, 2025
The EU Design Centre (EUDC) will be based in Munich is expected to focus on automotive, but will also support chip designs for industrial applications, artificial intelligence (AI), telecoms and the Internet of things (IoT).
With this in mind, TSMC has qualified its 28nm resistive RRAM memory for automotive applications, with a 12nm version expected to meet the same stringent automotive quality requirements with a 6nm version planned. It also planning a 5nm MRAM magnetic memory.
To read the full article, click here
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- Moortec Opens New European Design Centre in Poland
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- M31 Launches USB4 IP for TSMC 5nm Process
- EnSilica Establishes New EU Mixed-Signal Design Centre in Budapest, Hungary
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’