TSMC looks to 5nm MRAM, plans first European design centre
By Nick Flaherty, eeNews Europe | May 27, 2025
The EU Design Centre (EUDC) will be based in Munich is expected to focus on automotive, but will also support chip designs for industrial applications, artificial intelligence (AI), telecoms and the Internet of things (IoT).
With this in mind, TSMC has qualified its 28nm resistive RRAM memory for automotive applications, with a 12nm version expected to meet the same stringent automotive quality requirements with a 6nm version planned. It also planning a 5nm MRAM magnetic memory.
To read the full article, click here
Related Semiconductor IP
- UMC 55nm ULP 3.3V Temperature Sensor
- High-Throughput Multi-Channel DMA Controller
- Configurable Multi-Channel DMA Controller
- Fixed-Channel Multi-Channel DMA Controller
- Verification IP for MIPI SoundWire
Related News
- Moortec Opens New European Design Centre in Poland
- Siemens collaborates with TSMC to advance AI for semiconductor design
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
Latest News
- Arm Comments on Jury Decision in Qualcomm Trial
- Alliance for Open Media Sees Rapid AV2 Adoption Across the Video Ecosystem Just Four Months After Release
- Rambus and ChipAgents Collaborate to Accelerate Chip Design with Agentic AI
- Server CPU Shipments Projected to Grow Over 40% YoY in 2027, with Arm-Based Products Continuing to Gain Market Share
- UMC and AP Memory Collaborate to Enable Advanced Power Delivery Solutions for AI and HPC Systems