TSMC looks to 5nm MRAM, plans first European design centre
By Nick Flaherty, eeNews Europe | May 27, 2025
The EU Design Centre (EUDC) will be based in Munich is expected to focus on automotive, but will also support chip designs for industrial applications, artificial intelligence (AI), telecoms and the Internet of things (IoT).
With this in mind, TSMC has qualified its 28nm resistive RRAM memory for automotive applications, with a 12nm version expected to meet the same stringent automotive quality requirements with a 6nm version planned. It also planning a 5nm MRAM magnetic memory.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related News
- Moortec Opens New European Design Centre in Poland
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
- Siemens collaborates with TSMC to advance AI for semiconductor design
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
Latest News
- JEDEC® Publishes First Industry-Wide Silicon Photonics Reliability Standard for AI, Datacenter and Telecom Infrastructure
- Orthogone Technologies Launches Ultra-Low-Latency FPGA IP Portfolio for Multi-Industry Deterministic Networking
- TIER IV joins Arm Total Design for Physical AI to accelerate ready-to-use Autoware solutions through Open AD Kit
- SEMIFIVE Signs Turnkey Contract with Mobilint to Develop Robotics AI Chip Under 'K-On-Device AI Semiconductor' Program
- ICTK to Acquire Network Security Firm withnetworks, Expanding from Security Chips into Global Enterprise Security Solutions