Matsushita, Tower deploying 0.18-micron embedded flash
(10/06/2004 9:01 PM EDT)
SAN JOSE, Calif. — Japan's Matsushita Electric Industrial Co. and Isreal's Tower Semiconductor Ltd. have put the finishing touches on a co-development deal in the embedded flash-memory market, according to sources at the FSA Expo here.
Matsushita and Tower co-developed a 0.18-micron embedded flash process, based on technology from Saifun Semiconductor Ltd., sources said. Saifun is the developer of NROM technology, which stores two bits within one memory cell with memory sites at each end of floating gate.
Initially, Matsushita and Tower devised the 0.18-micron embedded flash process within Matsushita's fabs in Japan, sources said. Tower is bringing the process up for foundry purposes within its own Fab 2 plant, an 8-inch facility in Isreal, they added.
Tower also offers a 0.5-micron embedded flash process, based on technology from Saifun.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Trebia Networks Successfully Performs LogicVision's At-Speed Debug on .18 Micron Prototype Storage Networking Chip
- TowerJazz Expected to Nearly Double Production Capacity with Proposed Acquisition of Micron Technology Wafer Manufacturing Plant in Japan
- Micron and Intel Unveil New 3D NAND Flash Memory
- MagnaChip Announces Cost Competitive 0.13 micron Slim Flash Process Technology
Latest News
- Global Semiconductor Sales Increase 25% from Q4 2025 to Q1 2026
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap