Intel Plans A Future of CMOS
R. Colin Johnson, EETimes
4/5/2016 02:00 AM EDT
SANTA ROSA, Calif.—Intel's future processors at 10-nanometer and beyond will continue to use CMOS for cores, but the cores will be surrounded by novel circuit architectures using new materials that may extend Moore's Law indefinitely.
"Moore's Law was never about scaling, but about the economic benefits of putting more die on wafers," explained keynote speaker, IEEE Fellow Kevin Zhang, vice president of Intel's Technology and Manufacturing Group, also Intel Director of Circuit Technology who led processor development from the 90-to-22 nanometer nodes. "Intel is adding new circuitry, such as adaptive voltage control that increases yields over using fixed voltages, by making its analog circuits digital or at lease digitally assisted, and by exploring new materials for specific functions around the scaled CMOS cores."
To read the full article, click here
Related Semiconductor IP
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
- AES-GCM - Authenticated Encryption and Decryption
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
Related News
- Chips&Media and Visionary.ai Unveil the World’s First AI-Based Full Image Signal Processor, Redefining the Future of Image Quality
- Passing the Torch: Reflections on ARC’s Journey and the Future of Specialized Processing
- Chips&Media Accelerates WAVE-N Ecosystem: Redefining the Future of Next-Generation Customized NPUs
- ASICLAND Reports 2025 Revenue of KRW 72.8 Billion, Positions for Future Growth Through Strategic Investments
Latest News
- Global Semiconductor Sales Increase 25% from Q4 2025 to Q1 2026
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap