Analysts fret over FPGA lead times
EETimes
10/20/2010 7:18 PM EDT
SAN FRANCISCO—Lead times for parts at the two firms that dominant the programmable logic market are shortening after being exaggerated by high demand for months. Analysts see the trend as a sign of slowing demand, though they appear divided on how severe the impact might be.
In reporting their quarterly results this week, Xilinx Inc. and Altera Corp.—which together account for some 85 percent of the programmable logic market—both reported improvement in lead times. Xilinx said average lead times were reduced during the quarter that closed Oct. 2 from 12 weeks to nine weeks, and that the firm expects average lead times to return to their historical normal of about four weeks by the end of the year.
To read the full article, click here
Related Semiconductor IP
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
Related News
- TSMC, UMC, start pushing out lead times
- SoC designs drive quest for short test times <!-- verification -->
- Motorola announces Design Documentation standard; provides a key to reduced cycle times and increased standardization
- MoSys Ranked First In Net Margin According To Semiconductor Times
Latest News
- TAKUMI starts licensing new Warping IPs “TW270” and “TW290”
- Quintauris Announces Planned Leadership Transition
- CAST Licenses TCP/IP Hardware Stack Core for Keysight FieldFox Handheld Spectrum Analyzers
- Global Semiconductor Sales Increase 9.2% Month-to-Month in May
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices