China Unyielding Ascent in RISC-V
A first-hand account of China’s strategic advancements and ambitions in the RISC-V ecosystem.
By Dr. Teresa Cervero, RISC-V Ambassador
EETimes | August 5, 2025
As a participant at the recent RISC-V Summit in Shanghai, I witnessed firsthand the sheer scale and unwavering resolve with which China is strategically investing in and developing its domestic RISC-V ecosystem.
It was an immersive experience that underscored the nation’s profound commitment to technological independence, driven by both aspiration and geopolitical necessity. While the sheer volume of Chinese presentations made following every detail challenging, the overarching narrative was unmistakably clear: China is not just participating in the RISC-V evolution; it is striving to be a key player in its revolution.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- RISC-V Exceeding Expectations in AI, China Deployment
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms
- RISC-V Silicon in the Jungle Could Save the Amazon
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices