RISC-V Exceeding Expectations in AI, China Deployment
By Majeed Ahmad, EETimes | October 24, 2025
RISC-V, the number two processor architecture behind Arm, is growing beyond expectations in artificial intelligence (AI) designs and China deployments. These were among the key trendlines at the RISC-V Summit held on 22-23 October 2025 in Santa Clara, California.
RVA23, ratified in October 2024, was also in the spotlight, being a massive investment in bolstering the RISC-V ecosystem. It pulls together software, tools, and features to help RISC-V architectures evolve in a free and open space. At the summit, RISC-V thought leaders telegraphed their intentions regarding ecosystem development while the community digests RVA23; the next major ecosystem release is clearly years away.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- RISC-V Solidifies Presence in China as Global Momentum Builds
- China Unyielding Ascent in RISC-V
- SiFive and IAR Collaborate to Advance the Automotive Ecosystem and Drive RISC-V Innovation in Automotive Electronics
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options