Analog EDA Finally Automated
Bosch transferred method to Cadence
R. Colin Johnson
4/1/2015 09:59 AM EDT
PORTLAND, Ore. — Historically analog designers were almost mysterious and old-school as radio frequency (RF) designers. After acquiring years of experience manipulating the many parameters not present in digital designs, analog designers become fountains-of-knowledge in how to add the"secret sauce" to all the different sorts of analog circuits in use today, often reluctant to embrace automation as an alternative, according to presenters here at the International Symposium on Physical Design (ISPD-2015, Mar 29-to-April 1).
Nevertheless, analog design automation tools that rival digital design automation tools are arriving on the scene. One approach is to use a design flow where traditional bottom-up techniques (standard cells) meet top-down automated optimization techniques according to professor Jurgen Scheible from the Robert Bosch Center Electronic Design Automation (EDA) division, at Reutlingen University (Germany). Bosch has spent considerable funding the automation of analog design tools, the technology for which it transferred to Cadence Design Systems Inc. (San Jose, Calif.), according to Scheible.
To read the full article, click here
Related Semiconductor IP
- CC-100IP-RF Analog and RF Sensitivity Enhancement IP
- Analog Switch with Gate Voltage Booster on TSMC 40nm
- Temperature Sensor (Analog Output)
- Analog TV Demodulator and Decoder IP (Silicon Proven)
- Temperature Sensor (with analog output buffer) on TSMC 40nm
Related News
- Silicon Library Adopts Averant's Solidify Automated Checks Using CDC Inc. EDA Cloud Services
- Mentor Finally Becomes Siemens EDA From January 2021
- EDA Tools for Analog: Where Do I Go From Here?
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools