Analog Switch with Gate Voltage Booster on TSMC 40nm
Overview
This Analog Switch IP contains 3 cells of Charge Pump, 500Ω Switch and 2kΩ Switch. To ensure the characteristics of the on-resistance at lower power supply voltage, output of the Charge Pumps are used as power supply for analog switches.
Analog switch :
On Resistance
- 500Ω:AT4UFASW0000AS500TOP
- 2kΩ :AT4UFASW0000AS2KTOP
Charge Pump :AT4UFASW0000VMTO
Key features
- Extreme high temperature operation up to 125degreeC.
- 500Ω on resistance, maximum. (AT4UFASW0000AS500TOP)
- 2kΩ on resistance, maximum. (AT4UFASW0000AS2KTOP)
- Rail-to-rail input and output of the Analog Switch.
- Charge pump operates from 1.6V to 3.6V, and the output is 2.69V to 3.6V.
- Charge pump can operate on various clock frequency(250kHz~2MHz).
Block Diagram
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 40nm | G | Available on request |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Analog IP core
A 32-channel event-based bio-signal analog front-end with adaptive delta and pulse frequency encoding
Understanding all costs involved in analog ASIC development
Why DACs are so crucial in modern chip design
Providing protection against EMFI attacks
Real PPA improvements from analog IC migration
Frequently asked questions about Analog I/O Pad Library IP cores
What is Analog Switch with Gate Voltage Booster on TSMC 40nm?
Analog Switch with Gate Voltage Booster on TSMC 40nm is a Analog IP core from Renesas listed on Semi IP Hub. It is listed with support for tsmc Available on request.
How should engineers evaluate this Analog?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.