EDA Tools for Analog: Where Do I Go From Here?
By Majeed Ahmad, EETimes (January 12, 2023)
Just as analog IC design is evolving, so, too, are electronic design automation (EDA) tools as they evolve to keep up with the demanding verification needs of next-generation chips. However, while analog, mixed-signal, and RF design tools have continued to grow rapidly and have hit double-digit annual growth rates in recent years, they have not exploded in scope to parallel the range of tools for digital design.
“The key enabler of digital design automation has been the ability to use abstracted representations of standardized electronic components to synthesize and simulate designs,” said Laurie Balch, research director at Pedestal Research. “This is a well-established practice for digital design, but far more difficult for analog.” That’s because, by definition, analog operations cannot be represented as just zeros and ones, which permits greater design flexibility but also means greater analysis intricacy.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- GOWIN Semiconductor Announces Release of the New GOWIN EDA Tools for Improved Performance on New FPGA Product Families
- Rapid Silicon's Raptor Software Out-Performs All EDA Tools in the Industry
Latest News
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification