Overview
The Analog TV Demodulator and Decoder IP core is extracted from a production chip and a silicon-proven IP core. The Analog TV demodulator and decoder are two separate blocks of IP cores available as a single license. The input to the demodulator is digital I/Q LIF or Baseband, the input sample rate is customizable to meet the ADC requirement.
The Analog TV Decoder IP contains a high-quality front-end video circuit for processing all analog NTSC/PAL/SECAM standards into a 4:2:2 YCrCb digital video format as well as conventional analog RGB or YCrCb signals. The programmable through an I²C interface.
The provides a cost-effective solution for digitized TV, LCD TV/monitors, digital TV, STB, video surveillance security, video conferencing, video capturing devices, and PC video card.
The Analog TV Demodulator IP provides support for PAL, NTSC, and SECAM. The all-digital implementation is suitable for integration into digital demodulators and digital SOC devices. The solution covers worldwide TV standards, this IP core block also extracted from production SOC.
The input to the demodulator is digital I/Q at baseband at a 19.33 Msps sample rate. The input sample rate is customizable to meet the requirement and changes to the sample rate will require modifications to the filter chain.
For supporting an IF input, the IF frequency is customizable to meet the requirement. For IF inputs, phase rotation to baseband is accomplished by the “Freq correction” block at left using direct digital frequency synthesis (DDFS).
Learn more about Modulation Demodulation IP core
This paper focuses on how direct RF sampling architecture has proved to be a felicitous approach for RF data conversion. The progress in converter technology has made it possible to increase the sampling rates and support very large bandwidth and multiple operating RF bands.
Synopsys is now shipping support for Bluetooth® 5.4, the latest specification from the Bluetooth SIG (Special Interest Group). The enhancements in Bluetooth 5.4 will open additional markets and use cases. This is one of the many inflection points in the Bluetooth Low Energy market that will be discussed in this paper.
Carriers are now deploying 5G across the globe driven by the need to keep up with relentless mobile data growth. 5G New Radio (NR) operates at higher frequencies to increase bandwidth, but at the expense of range. There will therefore be a need for a much larger number of 5G RUs to provide the same coverage. The availability of cost-effective, reliable and open 5G radio units is therefore critical.
This paper presents the design and performance of a key RF circuit necessary for the realization of a reconfigurable, integrated RF front-end: a tunable frequency, selectable bandwidth, on-chip, “SAW replacement” filter. The on-die tunable filter presented here has a tunable center frequency up to 1 GHz, a selectable bandwidth up to 40 MHz, and an adjacent channel rejection down to 60 dB.
To meet the demands for the multi-band, multi-mode wireless standards in the current market, a highly integrated wireless receiver (RX) is desired. CMOS technology has become the technology of choice for the integrated receiver design.
An efficient IP reuse strategy relies on IP blocks with wide applicability. That makes generic blocks, such as programmable processors preferable. However, in many applications such as handheld wireless terminals, additional silicon area and power consumption compared to fixed function solutions can not be accepted.
