Verification Panel: Are We Done Yet? Not Even Close
August 27, 2013
When you attend conference panels, you often get everyone agreeing with each other and little real discussion about the deeper issues. But when you sit the same people down in a room together without an audience, those same discussions can become livelier.
That was the case when I got together with Gary Smith, chief analyst at Gary Smith EDA; Paul Martin, senior manager responsible for debug, trace, and performance modeling at ARM; Rajeev Ranjan, chief technology officer at Jasper Design Automation; Harry Foster, chief verification scientist at Mentor Graphics; and Varesh Paruthi, senior technical staff member at IBM.
To read the full article, click here
Related Semiconductor IP
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
Related Blogs
- Addressing the Verification Challenges of Panel Self Refresh in eDP
- What will EDA and chip design look like in the year 2020? Prognostications from the ICCAD panel
- CEO Forecast Panel
- Verification Panel: It's More Than the Hardware
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA