Verification Panel: Are We Done Yet? Not Even Close
August 27, 2013
When you attend conference panels, you often get everyone agreeing with each other and little real discussion about the deeper issues. But when you sit the same people down in a room together without an audience, those same discussions can become livelier.
That was the case when I got together with Gary Smith, chief analyst at Gary Smith EDA; Paul Martin, senior manager responsible for debug, trace, and performance modeling at ARM; Rajeev Ranjan, chief technology officer at Jasper Design Automation; Harry Foster, chief verification scientist at Mentor Graphics; and Varesh Paruthi, senior technical staff member at IBM.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- Addressing the Verification Challenges of Panel Self Refresh in eDP
- What will EDA and chip design look like in the year 2020? Prognostications from the ICCAD panel
- CEO Forecast Panel
- Verification Panel: It's More Than the Hardware
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era