What will EDA and chip design look like in the year 2020? Prognostications from the ICCAD panel
Last night, half a dozen ICCAD panelists attacked the topic “2020 Vision: What the recent history of EDA will look like in nine years.” That’s such a convoluted and hard-to-parse title that the panelists chose to discuss the state of the industry in the year 2020 instead. There were a lot of really interesting opinions and even a few surprise prognostications.
Patrick Groeneveld went first. Patrick is Magma’s Chief Technologist and he’s the General Chair for DAC 2012. He’s also been a full professor of electrical engineering at the Eindhoven University of Technology. I’ve known Patrick long enough to put a lot of faith in his underlying understanding of chip design and EDA. So when he delivered his assessment of the industry, I paid attention.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- EDA AI Agents: Intelligent Automation in Semiconductor & PCB Design
- Why DACs are so crucial in modern chip design
- What Does the Future Hold for AI in Chip Design?
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing