The elephant in the corner
February 1, 2012
Why do so many IC design teams commit to development schedules they know are not possible to meet? I ask this question because it's such a common occurrence in the semiconductor industry. (Don't read this article if you never miss schedules.)
To read the full article, click here
Related Semiconductor IP
- Adaptive Voltage Scaling (AVS) Bus Target IP
- Adaptive Voltage Scaling (AVS) Bus Host Controller
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
Related Blogs
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- Evolution of CXL PBR Switch in the CXL Fabric
- Analog Design and Layout Migration automation in the AI era
- The Hidden Threat in Analog IC Migration: Why Electromigration rules can make or break your next tapeout
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects