Latest version of SystemC, IEEE 1666-2011, now supports TLM 2.0
December 1, 2011
Chocolate and peanut butter go together. So do SystemC and transaction-level modeling. Just not officially. Until now. Earlier this month, the IEEE Standards Board approved a revision to the IEEE 1666 SystemC standard to bring the widely used OSCI (Open SystemC Initiative) TLM 2.0 interfaces into the game. These interfaces define how TLM models communicate and standardization of these interfaces within IEEE 1666 will improve model interoperability and will encourage model reuse at high abstraction levels. All of this technology forms a critical infrastructure for virtual prototyping—an essential part of future System and SoC Realization efforts.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- De-Mystifying SystemC: What is TLM?
- Using SystemC TLM Modeling To Solve AI Data Movement Challenges
- Developing the Skill Set Required for SystemC TLM-Based Hardware Design and Verification
- ARM - Celebrating 20 years of collaborative innovation
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing