Synopsys NVMe VIP Architecture: The Host Protocol Layers
October 21, 2015
Our previous post on NVMe was an overview of the NVMe protocol. We will now start looking closer at the VIP-proper, looking initially at the NVMe Host Protocol layers. This will provide an introductory overview of sending commands to the NVMe Controller.
To read the full article, click here
Related Semiconductor IP
- Memory Simulation & Verification Platform
- PQC HW/SW IP Core
- PQC Co-Proc IP Core
- Poly IP Core
- Keccak IP Core
Related Blogs
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- VIP Architecture: Why Native SystemVerilog and UVM?
- Key Advantages of Synopsys Memory VIP Architecture
- NVMe VIP: Verification Features
Latest Blogs
- Secure Boot for embedded systems: Building a complete chain of trust
- Understanding PCIe 6.0 Power States: L0p vs L0s vs L1
- Crypto mining SoC unearths a need for custom IP
- Moving to AMBA® 5? Your AMBA® 4 IP Can Still Come With You
- Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now