Addressing Heterogenous Verification and Validation Requirements for Compute Express Link (CXL) Designs Using Synopsys Protocol Continuum
August 18, 2021
Data is the new fuel powering critical use-cases for cloud /edge computing, and advances in AI. All aspects of data handling – gathering, storing, moving, processing, and dispersing – pose unique design implementation and verification challenges. The need for heterogenous computing has given exponential rise to application specific accelerators, pushing the industry to come up with a solution for efficient data handling and resource utilization. CXL is a processor interconnect protocol designed to support high bandwidth, low-latency interface from CPU to workload accelerators, maintaining memory coherency across heterogeneous devices, while addressing security needs of the user.
To read the full article, click here
Related Semiconductor IP
- CXL - Enables robust testing of CXL-based systems for performance and reliability
- CXL Verification IP
- CXL 4 Verification IP
- CXL 4.0/3.2/3/2 Verification IP
- CXL CONTROLLER IIP
Related Blogs
- Compute Express Link (CXL): All you need to know
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- PCI Express: Delivering Needed Bandwidth for Open Compute Project
- Keeping up with NVMe Technology Through Compliance Testing and Pre-Production Verification
Latest Blogs
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution
- Scale-Up Ethernet Ecosystem Ramps Up: Cadence ESUN Controller IP Available
- Advancing Europe’s Automotive Innovation Ecosystem: Arteris Continues Its Work in the RIGOLETTO Project