Reduce Protocol Debug Time with Memory VIP
September 23, 2019
Looking for ways to reduce debug cycles to quickly root cause the issues in your Memory Controller/PHY and Subsystem Verification Project?
If you have not already deployed Protocol Aware Debug capabilities, learn why these are recommended…
Key attributes of the Memory Protocol Aware Debug flow:
- Protocol-centric debug enables user to quickly understand protocol activity, identify bottlenecks and quickly find and debug unexpected behavior
- Error, warning and messaging annotation within the protocol view to quickly root cause
- Graphical view of transaction, bank states, memory content, and handshaking with immediate access to context specific detailed information
- Lock-step linking to simulator-trace views (waveforms) enabling easy debug at any level of abstraction
Synopsys Memory VIP supports the latest ratified and draft specifications from standards organizations such as JEDEC (for DDR5, LPDDR5, DFI 5.0, HBM3, GDDR6, and NVDIMM-P/N), ONFi, SD, and SPI along with native integration and optimizations with our VCS and Verdi tools.
To read the full article, click here
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related Blogs
- How to Reduce Memory Model Debug Time
- Validating UPLI Protocol Across Topologies with Cadence UALink VIP
- PCIe Gen4 - VIP/IP Solution with Protocol-Aware Debug and Source Code Test Suites
- Overcoming the Protocol Debug Challenge
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust