Semiconductor IP Goes Soft!
October 18, 2010
There was a ground breaking semiconductor design ecosystem announcement last week and it snuck right by the mainstream media Press Release Parrots. “TSMC Expands IP Alliance to Include Soft IP”. Looks harmless enough, silicon proven soft IP certainly sounds like a good idea, but how exactly is it done? Out of the 10 vendors announced in alphabetical order #2 holds the key.
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- TSMC on Semiconductor IP Quality
- TSMC: Enabling Startups to Unleash New Semiconductor Innovation
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
- eTopus attended TSMC 2025 Symposium and showcased high-speed interface IP solutions
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects