Pre-verified, Integrated Sensor IP Subsystem?
Last year, I said that the launch of ARC based complete sound system IP by Synopsys ring the bell for the opening of a new IP market segment, the âSubsystem IPâ. This week, Synopsys has announced the availability of the DesignWare® Sensor IP Subsystem, a complete and integrated hardware and software solution for sensor control applications. This announcement is a step beyond the sound system IP, as we are talking now about a subsystem IP able to process data from multiple sensors, can be digital and analog, using Host Accelerators on top of ARC EM4 microcontroller, and generate a single output, accessible from the main SoC CPU via the host interface. If we look at the Total Addressable Market for sensors, the figures looks incredible, as in 2017 there will be 30 Billion sensors shipped, or about four per single human being!
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- I3C IP: Enabling Efficient Communication and Sensor Integration
- Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP Subsystem
- The Next-Generation UCIe IP Subsystem for Advanced Package Designs
- Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era