New Distributed Simulation Technology for Faster Simulation of Multi-Die Systems
AI-powered chatbots. Robotic manufacturing equipment. Self-driving cars. Bandwidth-intensive applications like these are flourishing—and driving the move from monolithic system-on-chips (SoCs) to multi-die systems. By integrating multiple dies, or chiplets, into a single package, designers can achieve scaling of system functionality at reduced risk and with faster time to market.
Multi-die system development is not without its challenges, and verification is one area in particular that stands out. Considering how exhaustive the verification process must be in order to catch detrimental bugs and produce high-performing designs, one can only imagine the impact that a 2.5D or 3D chip might have on this process.
However, a native framework now available in the Synopsys VCS® functional verification solution provides distributed simulation that allows you to run a large simulation job in smaller parts. This approach eliminates capacity limitations while minimizing errors for better multi-die system outcomes. Read on to learn more about distributed simulation, including how NVIDIA improved simulation performance 2x using this new technology.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- How Multi-Die Systems Create New Business Opportunities for Semiconductor Companies
- New Synopsys Report Highlights Key Industry Insights on the Impact of Multi-Die Systems
- Avoiding Multi-Die System Re-spins with New Early Architecture Exploration Technology
- Unlock early software development for custom RISC-V designs with faster simulation
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing