New Synopsys Report Highlights Key Industry Insights on the Impact of Multi-Die Systems
For decades, Moore’s law enabled semiconductor companies to double the number of transistors in an integrated circuit (IC) every two years. As Moore’s law slows, device scaling for monolithic systems-on-chip (SoCs) is noticeably less while the cost of newer, more complex process nodes continues to steadily increase. However, the demand for faster, better, and smarter silicon is only growing as the exploding impact of “Smart Everything” and ubiquitous artificial intelligence (AI) drive a massive push for faster speeds and ever-more transistors. We call this intersection of Moore’s law scale complexity with new systemic complexity demands the SysMoore era.
Aart de Geus, Synopsys chair and chief executive officer, recently observed that semiconductor companies are revolutionizing both architectural function and form with new multi-die systems to help meet market demand. Indeed, disaggregating a large monolithic chip design into smaller, proven dies results in higher yields, lower silicon costs over time, and more customizable SKUs. de Geus, who penned the opening chapter of a new Synopsys industry insight report titled “How Quickly Will Multi-Die Systems Change Semiconductor Design?” notes that cross-industry collaboration has seen chip designers significantly increase connectivity density while reducing energy switching (per bit). The report also includes insights on multi-die systems from Ansys, Arm, Bosch, Google, Intel, and Samsung.
To read the full article, click here
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related Blogs
- Industry Leaders Discuss "Overcoming the Challenges of Multi-die Systems Verification"
- Industry Leaders Discuss "Overcoming the Challenges of Multi-die Systems Verification"
- A Primer on Multi-Die Systems
- Your New "Superpower": See Through "Hand-Off Walls" for Implementation PPA Insights on Early-Stage RTL
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments